(Back to Session Schedule)

The 23rd International Technical Conference on Circuits/Systems, Computers and Communications

Session D2  VLSI Design & Applications 2
Time: 13:30 - 15:00 Monday, July 7, 2008
Location: 8F 801 Room
Chairs: Yuichi Nakamura (NEC, Japan), Myeong Hoon Oh (ETRI, Republic of Korea)

D2-1 (Time: 13:30 - 13:48)
TitleEfficient FPGA-based Hardware Algorithms for Approximate String Matching
AuthorSadatoshi Mikami, *Yosuke Kawanaka, Shin'ichi Wakabayashi, Shinobu Nagayama (Hiroshima City Univ., Japan)
Pagepp. 201 - 204
Detailed information (abstract, keywords, etc)

D2-2 (Time: 13:48 - 14:06)
TitleDesign and Analysis of On-chip Leakage Monitor using an MTCMOS circuit
Author*Satoshi Koyama (Shibaura Inst. of Tech., Japan), Seidai Takeda (Univ. of Tokyo, Japan), Kimiyoshi Usami (Shibaura Inst. of Tech., Japan)
Pagepp. 205 - 208
Detailed information (abstract, keywords, etc)

D2-3 (Time: 14:06 - 14:24)
TitleA Multi-thread Processor Architecture With Dual Phase Variable-Length Instructions
Author*HyungKi Jeong, KwangYeob Lee, Jae-Chang Kwak (Seokyeong Univ., Republic of Korea)
Pagepp. 209 - 212
Detailed information (abstract, keywords, etc)

D2-4 (Time: 14:24 - 14:42)
TitlePower Reduction Technique for Dynamic Reconfigurable Processors with Dynamic Assignment of Dual Supply Voltages
Author*Yusuke Umahashi, Yuki Kambayashi (Shibaura Inst. of Tech., Japan), Masaru Kato, Yohei Hasegawa, Hideharu Amano (Keio Univ., Japan), Kimiyoshi Usami (Shibaura Inst. of Tech., Japan)
Pagepp. 213 - 216
Detailed information (abstract, keywords, etc)

D2-5 (Time: 14:42 - 15:00)
TitlePower-Switch Clustering Method for Static Timing Analysis
Author*Tatsunori Hashida, Kimiyoshi Usami (Shibaura Inst. of Tech., Japan)
Pagepp. 217 - 220
Detailed information (abstract, keywords, etc)